


Description

The ICS448-16 generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS' patented Phase-Locked Loop (PLL) techniques, the device runs from a 25 MHz crystal or clock input.

Features

- Packaged in 16-pin TSSOP
- · Replaces multiple crystals and oscillators
- Input crystal or clock frequency of 25 MHz
- · Zero ppm frequency synthesis error
- Fixed output frequencies of 25 MHz and 48 MHz
- Selectable output frequencies of 24 MHz, 48 MHz, 50 MHz and 66.6666 MHz
- Duty cycle of 45/55
- Operating voltage of 3.3 V
- Advanced, low power CMOS process

Block Diagram





Pin Assignment

__ X2 X1 16 GND _ 2 VDD 15 PDTS S0 ___ 3 14 ☐ S1 CLK1 13 VDD _ 5 12 VDD GND -11 **GND** 48M ___ 7 25M VDD 16-pin (173 mil) TSSOP

Output Select Table (MHz)

| S1 | S0 | CLK1 | CLK2 |
|----|----|---------|------|
| 0 | 0 | 50 | 48 |
| 0 | 1 | 66.6666 | 48 |
| 1 | 0 | 50 | 24 |
| 1 | 1 | 66.6666 | 24 |

Pin Descriptions

| Pin Number | Pin Name | Pin Type | Pin Description |
|---------------|-------------|-------------|---|
| 1 | X1 | ΧI | Crystal input. Connect this pin to a crystal or external clock source. |
| 2 | GND | Power | Connect to ground. |
| 3 | S0 | Input | Select pin 0. Internal pull-up resistor. |
| 4 | CLK1 | Output | Selectable output clock. See table above. Weak internal pull-down when tri-state. |
| 5 | VDD | Power | Connect to voltage supply. |
| 6 | GND | Power | Connect to ground. |
| 7 | 48M | Output | 48 MHz output clock. Weak internal pull-down when tri-state. |
| 8 | CLK2 | Output | Selectable output clock. See table above. Weak internal pull-down when tri-state. |
| 9 | VDD | Power | Connect to voltage supply. |
| 10 | 25M | Output | 25 MHz output clock. Weak internal pull-down when tri-state. |
| 11 | GND | Power | Connect to ground. |
| 12 | VDD | Power | Connect to voltage supply. |
| 13 | S1 | Input | Select pin 1. Internal pull-up resistor. |
| 14 | PDTS | Input | Power down tri-state. Powers down entire chip and tri-states outputs when low. Internal pull-up resistor. |
| 15 | VDD | Power | Connect to voltage supply. |
| 16 | X2 | XO | Crystal output. Connect this pin to a crystal. Float for clock input. |



External Components

Decoupling Capacitor

As with any high-performance mixed-signal IC, the ICS448-16 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of $0.01\mu F$ must be connected between each VDD and the PCB ground plane.

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω .

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal $(C_L - 6 \text{ pF})^*2$. In this equation, $C_L = \text{crystal load}$ capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF [(16-6) x 2] = 20.

PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The 0.01µF decoupling capacitors should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitors and VDD pins. The PCB trace to VDD pins should be kept as short as possible, as should the PCB trace to the ground via.
- 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the ICS448-16. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS448-16. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
|-------------------------------|---------------------|
| Supply Voltage, VDD | 7 V |
| All Inputs and Outputs | -0.5 V to VDD+0.5 V |
| Ambient Operating Temperature | 0 to +70°C |
| Storage Temperature | -65 to +150°C |
| Junction Temperature | 125°C |
| Soldering Temperature | 240°C |

Recommended Operation Conditions

| Parameter | Min. | Тур. | Max. | Units |
|---|--------|------|--------|-------|
| Ambient Operating Temperature | 0 | | +70 | °C |
| Power Supply Voltage (measured in respect to GND) | +3.135 | +3.3 | +3.465 | V |

DC Electrical Characteristics

Unless stated otherwise, **VDD = 3.3 V ±5%**, Ambient Temperature 0 to +70°C

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Units |
|-----------------------------|------------------|--------------------------|---------|------|-------|-------|
| Operating Voltatge | VDD | | 3.135 | 3.3 | 3.465 | V |
| Supply Current | IDD | No load, PDTS=1 | | 30 | | mA |
| Power Down Current | IDDPD | No load, PDTS=0 | | 50 | | μΑ |
| Input High Voltage | V _{IH} | | 2 | | | V |
| Input Low Voltage | V_{IL} | | | | 0.8 | V |
| Output High Voltage | V _{OH} | I _{OH} = -4 mA | VDD-0.4 | | | V |
| Output High Voltage | V _{OH} | I _{OH} = -12 mA | 2.4 | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = 12 mA | | | 0.4 | V |
| Short Circuit Current | I _{OS} | Clock outputs | | ±70 | | mA |
| Input Capacitance, Inputs | C _{IN} | | | 5 | | pF |
| Nominal Output Impedance | Z _{OUT} | | | 20 | | Ω |
| Internal Pull-down Resistor | R _{PD} | Clock outputs | | 500 | | kΩ |
| Internal Pull-up Resistor | R _{PU} | S1, S0, PDTS pins | | 360 | | kΩ |



AC Electrical Characteristics

Unless stated otherwise, **VDD = 3.3 V ±5%**, Ambient Temperature 0 to +70°C


| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Units |
|------------------------------|-----------------|-----------------------------------|------|------|------|-------|
| Input Frequency | f _{IN} | | | 25 | | MHz |
| Output Rise Time | t _{OR} | 20% to 80%, Note 1 | | 1 | | ns |
| Output Fall Time | t _{OF} | 80% to 20%, Note 1 | | 1 | | ns |
| Output Clock Duty Cycle | | at VDD/2, Note 1 | 45 | 50 | 55 | % |
| Absolute Clock Period Jitter | | Note 1 | | ±150 | | ps |
| Frequency Synthesis Error | | All clock outputs | | 0 | | ppm |
| Startup Time | | | | 1 | 2 | ms |
| Output Enable Time | t _{OE} | PDTS high to output locked to ±1% | | 20 | | μS |
| Output Disable Time | t _{OD} | PDTS low to tri-state | | 2 | | ns |

Note 1: Measured with a 15 pF load.

Thermal Characteristics

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Units |
|-------------------------------------|-------------------|----------------|------|------|------|-------|
| Thermal Resistance Junction to | $\theta_{\sf JA}$ | Still air | | 78 | | °C/W |
| Ambient | $\theta_{\sf JA}$ | 1 m/s air flow | | 70 | | °C/W |
| | $\theta_{\sf JA}$ | 3 m/s air flow | | 68 | | °C/W |
| Thermal Resistance Junction to Case | $\theta_{\sf JC}$ | | | 37 | | °C/W |

Marking Diagram




Notes:

- 1. ##### is the lot code.
- 2. YYWW is the last two digits of the year, and the week number that the part was assembled.



Package Outline and Package Dimensions (16-pin TSSOP, 173 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

| Part / Order Number | Marking | Shipping Packaging | Package | Temperature |
|---------------------|------------|---------------------------|--------------|-------------|
| ICS448G-16 | Soo paga 5 | Tubes | 16-pin TSSOP | 0 to +70° C |
| ICS448G-16T | See page 5 | Tape and Reel | 16-pin TSSOP | 0 to +70° C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



Revision History

| Rev. | Originator | Date | Description of Change |
|------|------------|----------|---|
| С | P.Griffith | 09/23/04 | Added "weak internal pull-down when tri-state" to pins 4 and 8; removed "Ambient Operating Temperture" from Max Ratings; removed "Operating Voltage" from DC chars; updated Supply/PowerDown current and internal pul-down resistor values in DC chars; updated Output rise/fall and enable/disable times and Startup time from AC chars. |
| D | R. Wei | 10/19/04 | Changed package designator on Part Number Ordering info from "R" to "G". |
| Е | P.Griffith | 03/16/05 | Released to Final and from custom to standard, general purpose device. |
| | | | |
| | | | |